This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS
□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
□ FADED TEXT OR DRAWING
□ BLURRED OR ILLEGIBLE TEXT OR DRAWING
□ SKEWED/SLANTED IMAGES
□ COLOR OR BLACK AND WHITE PHOTOGRAPHS

IMAGES ARE BEST AVAILABLE COPY.

☐ LINES OR MARKS ON ORIGINAL DOCUMENT

☐ GRAY SCALE DOCUMENTS

OTHER: ____

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

Yang
958'809/60

9/18/04 Databases	USPAT; US-PGPUB; EPO; IBM_TDB USPAT; US-PGPUB; EPO; IBM_TDB	c fault 20040902 717/149 20040805 370/392 20040513 713/156 20040506 713/156	a 20040506 709/221 20040325 715/513 efficient	20040318 709/243 3 MPLS/IP 20040311 709/242 from	20040226 705/11 tion between 20040219 709/224	20040219 370/351 ort network 20031211 398/50 network of a 20031113 370/392 orks 20031023 709/224
EAST SEARCH Search String	6131078.uref. 5691925.uref. trajectory near2 evaulation pre-image and label and edge edge and label and reachability assertion adj graph bdd and edge and label	Method for executing a sequential program in parallel with automatic fault tolerance Enhanced H-VPLS service architecture using control word Virtual private network management with certificates Virtual private network crossovers based on certificates	Methods and apparatus for automated edge device configuration in a heterogeneous network Efficient processing of XPath queries system and method for creating improved overlay network with an efficient	System and method for coarning improved overlay received that and included data structure. SVC-L2.5 VPNs: combining Layer-3 VPNs technology with switched MPLS/IP L2VPNs for ethernet, ATM and frame relay circuits.	Method and system for mierring and applying coordination patterns from individual work and communication activity. Method and apparatus for exchanging intra-domain routing information between VPN sites. Transparant hock-ing-free packet forwarding method for optimizing global network.	throughput based on real-time route status Technique for implementing a virtual private optical switched transport network using virtual private optical/TDM cross-connect technology Method for forwarding data packets as cell sequences within a subnetwork of a data packet network System and method for information object routing in computer networks
L# Hits	L1 6 613 L2 7 569 L3 0 traje L4 13 pre- L5 95 edg L6 1 assv L7 36 bdd	US 20040172626 A1 US 20040151180 A1 US 20040093492 A1 US 20040088542 A1	US 20040088389 A1 US 20040060007 A1	US 20040054807 A1 US 20040049597 A1	US 20040039630 A1 US 20040034702 A1	US 20040032856 A1 US 20030228147 A1 US 20030210695 A1 US 20030200307 A1

US 20030154003 A1	Modeling reaction pathways	20030814	700/266
US 20030123457 A1 US 20030123446 A1 US 20030118036 A1 US 20030117954 A1	Apparatus and method for distributed software implementation of OSPF protocol System for supply chain management of virtual private network services Routing traffic in a communications network Telecommunications system employing virtual service network architecture Mobile tracking system for QoS guaranteed paths, router device used for this	20030703 20030703 20030626 20030626	370/400 370/392 370/401 370/230
US 20030110290 A1	system, mobile communications terminal, and control program for controlling router device	20030612	709/242
US 20030101278 A1 US 20030076829 A1	System and method for directing clients to optimal servers in computer networks Resource management in heterogenous QoS-based packet Networks	20030529 20030424	709/240 370/391
US 20030072270 A1 US 20030059157 A1	Method and system for topology construction and path identification in a two-level routing domain operated according to a simple link state routing protocol Wavelength modulation for optical based switching and routing	20030417 20030327	370/254 385/24
US 20030043821 A1	Network-system, management-system, method and computer program product	20030306	370/400
US 20030041095 A1 US 20030037041 A1	Method and system for data transformation in a heterogeneous computer system System for automatic determination of customized prices and promotions	20030227 20030220 20030213	709/201 707/1 716/4
US 20030031123 A1	Scalable configurable network of sparsely interconnected hyper-rings Technique for compiling computer code to reduce energy consumption while	20030213	370/216
US 20030014742 A1	executing the code Network service assurance with comparison of flow activity captured outside of a service network with flow activity captured in or at an interface of a service	20030116	717/158
US 20030005145 A1	network APPARATUS AND METHOD FOR INTERNET PROTOCOL FLOW RING	20030102	709/238
US 20020181485 A1	PROTECTION SWITCHING Methods for enhancing program analysis	20021205 20021128	370/419 714/38
0.0000000000000000000000000000000000000	Method and system for fast computation of routes under multiple network states	-0 2	
US 20020172157 A1	with communication continuation Service tunnel over a connectionless network	20021121 20020822	370/238 709/227
US 20020105922 A1	Label switched packet transfer Visualization and manipulation of biomolecular relationships using graph	20020808	370/328
US 20020087275 A1	Operators Modular hish canacity network	20020704	702/19 398/82
US 20020073340 A1 US 20020062463 A1 US 20020049838 A1 US 20020044558 A1	Dynamic control graphs for analysis of coordination-centric software designs Liveexception system Distributed IP over ATM architecture	20020523 20020425 20020418	714/38 709/224 370/395.52

US 20020024974 A1	Jitter reduction in Differentiated Services (DiffServ) networks	20020228	370/516
US 20020021675 A1	System and method for packet network configuration debugging and database Formal verification of a hoic design through implicit enumeration of strongly	20020221	370/254
US 20020013934 A1	connected components System method and apparatus for network service load and reliability	20020131	716/4
US 6760775 B1	management	20040706	709/238
US 6721269 B2	Apparatus and method for internet protocol flow ring protection switching	20040413	370/227
	Routing over large clouds	20040323	3/0/351
US 6651246 B1 US 6621798 B1	Loop allocation for optimizing compilers Method to sequence changes for IP network configuration	20031118	370/256
	S-adenosyl methionine regulation of metabolic pathways and its use in diagnosis		
US 6596701 B1	and therapy	20030722	514/46
US 6536018 B1	Reverse engineering of integrated circuits	20030318	716/4
US 6530079 B1	Method for optimizing locks in computer programs	20030304	717/158
	Formal verification of a logic design through implicit enumeration of strongly		
US 6526551 B2	connected components	20030225	716/5
	Virtual private network employing tag-implemented egress-channel selection	20030225	370/392
US 6516306 B1	Model checking of message flow diagrams	20030204	706/10
	System and method for functional testing of distributed, component-based		
US 6505342 B1	software	20030107	717/104
US 6493349 B1	Extended internet protocol virtual private network architectures	20021210	370/409
US 6490244 B1	Layer 3 routing in self-healing networks	20021203	370/216
	Method for transmitting label switching control information using the open		
	shortest path first opaque link state advertisement option protocol	20021119	370/392
US 6463061 B1	Shared communications network employing virtual-private-network identifiers	20021008	370/392
11C 6460036 B1	System and mention for providing castornized electronic newspapers and target	20024004	707/10
	System and method for performing selective dynamic compilation using run-time	0017007	
US 6427234 B1	information	20020730	717/140
US 6421808 B1	Hardware design language for the design of integrated circuits	20020716	716/1
US 6381738 B1	Method for optimizing creation and destruction of objects in computer programs	20020430	717/140
US 6370685 B1	Data-flow method of analyzing definitions and uses of L values in programs	20020409	717/141
US 6351465 B1	System for routing packet switched traffic Peer-model support for virtual private networks with potentially overlapping	20020226	370/395.43
US 6339595 B1	addresses	20020115	370/392
US 6330614 B1	Internet and related networks, a method of and system for substitute use of checksum field space in information processing datagram headers for obviating processing speed and addressing space limitations and providing other features	20011211	709/236

US 6324496 B1	Model checking of hierarchical state machines	20011127	703/17
US 6295515 B1	Static partial order reduction	20010925	703/13
11S 6937197 B1	Static titrility attatysts of digital electronic circuits using fron-default considerits known as exceptions	20010522	716/6
US 6209120 B1	Verifying hardware in its software context and vice-versa	20010327	716/5
	Internet protocol virtual private network realization using multi-protocol label	= -	
US 6205488 B1		20010320	709/238
US 6148000 A	Merging of data cells at network nodes	20001114	370/397
US 6130889 A	Determining and maintaining hop-count for switched networks	20001010	370/397
US 6077313 A	Type partitioned dataflow analyses	20000620	717/155
US 6069889 A	Aggregation of data flows on switched network paths	20000530	370/351
US 6055561 A	Mapping of routing traffic to switching networks	20000425	709/200
US 6029195 A	System for customized electronic identification of desirable objects	20000222	725/116
US 6009097 A	System for routing packet switched traffic	19991228	370/395.52
US 5937195 A	Global control flow treatment of predicated code	19990810	717/156
US 5867649 A	Dance/multitude concurrent computation	19990202	709/201
	System for generation of object profiles for a system for customized electronic		
US 5835087 A	identification of desirable objects	19981110	345/810
	System for generation of user profiles for a system for customized electronic		
US 5754939 A	identification of desirable objects	19980519	455/3.04
	Pseudonymous server for system for customized electronic identification of		•
US 5754938 A	desirable objects	19980519	725/116
US 5752241 A	Method and apparatus for estimating transitive closure and reachability	19980512	207/3
	Method of replacing Ivalues by variables in programs containing nested		
US 5710927 A	aggregates in an optimizing compiler	19980120	717/155
US 5680552 A	Gateway system for interconnecting different data communication networks	19971021	709/250
US 5659555 A	Method and apparatus for testing protocols	19970819	714/738
US 5615137 A	On-the-fly model checking with partial-order state space reduction	19970325	703/17
US 5574919 A	Method for thinning a protocol	19961112	712/220
US 5485409 A	Automated penetration analysis system and method	19960116	713/200
US 5327544 A	Method and apparatus for designing gateways for computer networks	19940705	716/18
US 5163016 A	Analytical development and verification of control-intensive systems	19921110	716/5

Results of search set L7:

	Representing the design of a sub-module in a hierarchical integrated circuit	
US 20040078767 A1	US 20040078767 A1 design and analysis system	20040422
US 20030233622 A1	US 20030233622 A1 Method and apparatus for an asynchronous pulse logic circuit	20031218
US 20030224477 A1	US 20030224477 A1 Optimized promoter constructs	20031204
US 20030158720 A1	US 20030158720 A1 Space reduction in compositional state systems	20030821

716/8	716/1	435/69.1	703/17
20040422	20031218	20031204	20030821

US 20030154003 A1	Modeling reaction pathways	20030814	700/266
US 20030033126 A1	Modeling biological systems	20030213	703/11
US 20020178401 A1	Methods for enhancing program analysis	20021128	714/38
US 20020165701 A1	Method of configuring a product	20021107	703/7
US 20020078431 A1	Method for representing information in a highly compressed fashion	20020620	717/100
US 20020062463 A1	Dynamic control graphs for analysis of coordination-centric software designs Formal verification of a logic design through implicit enumeration of strongly	20020523	714/38
11S 20020013934 A1	connected components	20020131	716/4
11S 6732336 B2	Method and annaratus for an asynchronous pulse logic circuit	20040504	716/1
11S 6587990 B1		20030201	716/2
11S 6536018 B1	Reverse engineering of integrated circuits	20030318	716/4
115 6530062 B1	Nother and apparetise for detection consistent and anti-consistence	200202	716/3
19 5000550 50	incurou and apparatus for detecting equivalent and anti-equivalent prins. Formal verification of a logic design through implicit enumeration of strongly	100000	200
US 6526551 B2	connected components	20030225	716/5
6502232	Electronic circuit design environmentally constrained test generation system	20021231	716/18
US 6466624 B1	Video decoder with bit stream based enhancements	20021015	375/240.27
US 6421808 B1	Hardware design language for the design of integrated circuits	20020716	716/1
	Method and apparatus for estimating internal power consumption of an electronic		
US 6345379 B1	circuit represented as netlist	20020205	716/4
US 6334205 B1	Wavefront technology mapping	20011225	716/7
US 6295515 B1	Static partial order reduction	20010925	703/13
	System and process of extracting gate-level descriptions from simulation tables		
US 6247165 B1	for formal verification	20010612	716/5
US 6185516 B1	Automata-theoretic verification of systems	20010206	703/2
	Method and apparatus for estimating internal power consumption of an electronic		
US 6075932 A	circuit represented as netlist	20000613	716/4
US 5946475 A	Method for performing transistor-level static timing analysis of a logic circuit	19990831	716/6
US 5937183 A	Enhanced binary decision diagram-based functional simulation	19990810	703/14
US 5768498 A	Protocol verification using symbolic representations of queues	19980616	714/39
	Method and apparatus for estimating internal power consumption of an electronic		
US 5696694 A	circuit represented as netlist	19971209	716/5
US 5696692 A	Conditional selection method for reducing power consumption in a circuit	19971209	716/1
US 5689435 A	Systems and methods for automated bracket design	19971118	703/1
US 5682519 A	Method for reducing power consumption of switching nodes in a circuit	19971028	716/2
	Method for electronic memory management during estimation of average power		
US 5682320 A	consumption of an electronic circuit	19971028	716/4
US 5668732 A	Method for estimating power consumption of a cyclic sequential electronic circuit	19970916	702/60
C 0018400 00	Methodology and apparatus for modular partitioning for the machine design of		7/01/
US 5469367 A	asynchronous circuits	19951121	716/18

IEEE HOME I SEARCH IEEE I SHOP I WEB ACCOUNT I CONTACT IEEE



Membership	Publications/Services	Standards	Conferences	Careers/Jobs
JEE	Z Xplore) @		

Help FAQ Terms IEEE Peer Review

Quick Links



» Search Results

Welcome to IEEE Xplore

- O- Home
- O- What Can I Access?
- O- Log-out

Your search matched 73 of 991547 documents.

A maximum of 73 results are displayed, 50 to a page, sorted by publication year in ascending

You may refine your search by editing the current search expression or entering a new one the text box.

Tables of Contents Then click Search Again.

O- Journals & Magazines

O- Conference **Proceedings**

assertion and graph*

Search Again

Results:

Journal or Magazine = JNL Conference = CNF Standard = STD

O- Standards Search

O- By Author

O- Basic -

O- Advanced

1-On-the-input-output-stability-of-time-varying_nonlinear_feedback systems--Part II: Conditions involving circles in the frequency plane and sector nonlinearities

Zames, G.;

Automatic Control, IEEE Transactions on , Volume: 11 Issue: 3 , Jul 1966

Page(s): 465 -476

Member Services

O- Join IEEE

O- Establish IEEE Web Account

O- Access the IEEE Member **Digital Library**

Print Format

[Abstract] [PDF Full-Text (1104 KB)] IEEE JNL

2 Optimal parallel algorithm for the Hamiltonian cycle problem on dense

Dahlhaus, E.; Hajnal, P.; Karpinski, M.;

Foundations of Computer Science, 1988., 29th Annual Symposium on, 24-26

Oct. 1988

Page(s): 186 -193

[Abstract] [PDF Full-Text (520 KB)] **IEEE CNF**

3 TYRO: a constraint based graphic designer's apprentice

MacNeil, R.;

Visual Languages, 1989., IEEE Workshop on , 4-6 Oct. 1989

Page(s): 24 -29

[Abstract] [PDF Full-Text (560 KB)] IEEE CNF

4 The DeltaBlue algorithm: an incremental constraint hierarchy solver

Freeman-Benson, B.N.; Maloney, J.;

Computers and Communications, 1989. Conference Proceedings., Eighth Annual International Phoenix Conference on , 22-24 March 1989

Page(s): 538 -542

[Abstract] [PDF Full-Text (468 KB)] IEEE CNF

5 Verifying finite state real-time discrete event processes

Ostroff, J.S.;

Distributed Computing Systems, 1989., 9th International Conference on , 5-9 June 1989

Page(s): 207 -216

[Abstract] [PDF Full-Text (780 KB)] IEEE CNF

6 Distributed expertise: motivation to explore alternative approaches Stinson, C.H.;

Engineering in Medicine and Biology Society, 1989. Images of the Twenty-First Century. Proceedings of the Annual International Conference of the IEEE

Engineering in, 9-12 Nov. 1989

Page(s): 1814 -1815 vol.6

[Abstract] [PDF-Full-Text (220 KB)] IEEE CNF

7 Symbolic execution and testing

Coward, P.D.;

Software Testing for Critical Systems, IEE Colloquium on , 19 Jun 1990

Page(s): 2/1 -2/3

[Abstract] [PDF Full-Text (136 KB)] **IEE CNF**

8 Performing logical database design using an E-R graph rewriting system

Breiteneder, C.J.; Muck, T.;

Databases, Parallel Architectures and Their Applications,. PARBASE-90,

International Conference on , 7-9 March 1990

Page(s): 178 -187

[Abstract] [PDF Full-Text (708 KB)] IEEE CNF

9 Automatic precondition verification for high-level design transformations

Sridhar, A.; Vemuri, R.;

Circuits and Systems, 1990., IEEE International Symposium on , 1-3 May 1990

Page(s): 2654 - 2657 vol. 4

[Abstract] [PDF Full-Text (320 KB)] IEEE CNF

10 A note on ray tracing mirages [comments and author's reply]

Musgrave, F.K.; Berger, M.;

Computer Graphics and Applications, IEEE, Volume: 10 Issue: 6, Nov. 1990

Page(s): 10 -12

[Abstract] [PDF Full-Text (364 KB)] IEEE JNL

11 Searching best paths to worst states

Florin, G.; Fraize, C.; Natkin, S.;

Petri Nets and Performance Models, 1991. PNPM91., Proceedings of the Fourth

International Workshop on , 2-5 Dec. 1991

Page(s): 204 -209

[Abstract] [PDF Full-Text (472 KB)] IEEE CNF

12 First-order logic reducible programs

Wang, K.; Yuan, L.Y.;

Data Engineering, 1991. Proceedings. Seventh International Conference on ,

8-12 April 1991

Page(s): 746 -755

[Abstract] [PDF-Full-Text (848-KB)] IEEE CNF

13 The business of computer graphics

Machover, C.;

Computer Graphics and Applications, IEEE, Volume: 11 Issue: 1, Jan. 1991

Page(s): 35 -41

[Abstract] [PDF Full-Text (608 KB)] IEEE JNL

14 The algorithmic aspects of the regularity lemma

Alon, N.;

Foundations of Computer Science, 1992. Proceedings., 33rd Annual Symposium

on, 24-27 Oct. 1992

Page(s): 473 -481

[Abstract] [PDF Full-Text (520 KB)] IEEE CNF

15 Efficient response time bound analysis of real-time rule-based systems

Cheng, A.M.K.; Chen, C.-H.;

Computer Assurance, 1992. COMPASS '92. 'Systems Integrity, Software Safety

and Process Security: Building the System Right.', Proceedings of the Seventh

Annual Conference on , 15-18 June 1992

Page(s): 63 - 76

[Abstract] [PDF Full-Text (692 KB)] IEEE CNF

16 Mating constraint languages for assembly sequence planning

Wolter, J.; Chakrabarty, S.; Tsao, J.;

Robotics and Automation, 1992. Proceedings., 1992 IEEE International

Conference on , 12-14 May 1992

Page(s): 2367 -2374 vol.3

[Abstract] [PDF Full-Text (724 KB)] IEEE CNF

17 A general consistency technique for increasing the controllability of high level synthesis tools

Arnstein, L.F.; Thomas, D.;

Computer-Aided Design, 1993, ICCAD-93, Digest of Technical Papers., 1993

IEEE/ACM International Conference on , 7-11 Nov. 1993

Page(s): 741 -744

[Abstract] [PDF Full-Text (452 KB)] IEEE CNF

18 Computational experience of implementing a distributed asynchronous algorithm with stochastic delays in routing networks

Beidas, B.F.; Papavassilopoulos, G.P.;

Decision and Control, 1993., Proceedings of the 32nd IEEE Conference on,

15-17 Dec. 1993

Page(s): 1698 -1703 vol.2

[Abstract] [PDF Full-Text (376 KB)] IEEE CNF

19 Applying formal methods to an embedded real-time avionics system

Clements, P.C.; Heitmeyer, C.L.; Labaw, B.G.; Mok, A.K.;

Real-Time Applications, 1993., Proceedings of the IEEE Workshop on , 13-14

May 1993

Page(s): 46 -49

[Abstract] [PDF Full-Text (332 KB)] IEEE CNF

20 MeteoAssert: generation and organization of weather assertions from gridded data

Kerpedjiev, S.M.;

Artificial Intelligence for Applications, 1994., Proceedings of the Tenth

Conference on , 1-4 March 1994

Page(s): 275 -281

[Abstract] [PDF Full-Text (640 KB)] IEEE CNF

21 Automatic verifying approach for product specification using FTA

Fukaya, T.; Hirayama, M.; Mihara, Y.;

Fault-Tolerant Computing, 1994. FTCS-24. Digest of Papers., Twenty-Fourth

International Symposium on , 15-17 June 1994

Page(s): 131 -133

[Abstract] [PDF Full-Text (276 KB)] IEEE CNF

22 Software design verification using FTA

Fukuya, T.; Hirayama, M.; Mihara, Y.;

Test Symposium, 1994., Proceedings of the Third Asian, 15-17 Nov. 1994

Page(s): 208 -213

[Abstract] [PDF Full-Text (500 KB)] IEEE CNF

23 Modechart: a specification language for real-time systems

Jahanian, F.; Mok, A.K.;

Software Engineering, IEEE Transactions on , Volume: 20 Issue: 12 , Dec. 1994

Page(s): 933 -947

[Abstract] [PDF Full-Text (1256 KB)] IEEE JNL

24 The use of semantic constraints on diagram editors

Serrano, J.A.;

Visual Languages, Proceedings., 11th IEEE International Symposium on , 5-9

Sept. 1995

Page(s): 211 -216

[Abstract] [PDF Full-Text (456 KB)] IEEE CNF

25 Qualifying reusable functions using symbolic execution

Cimitile, A.; De Lucia, A.; Munro, M.;

Reverse Engineering, 1995., Proceedings of 2nd Working Conference on , 14-16

July 1995

Page(s): 178 -187

[Abstract] [PDF Full-Text (876 KB)] IEEE CNF

26 A partial order approach to branching time logic model checking

Gerth, R.; Kuiper, R.; Peled, D.; Penczek, W.;

Theory of Computing and Systems, 1995. Proceedings., Third Israel Symposium

on the , 4-6 Jan. 1995

Page(s): 130 -139

[Abstract] [PDF Full-Text (772 KB)] IEEE CNF

27 Interactive object-oriented schema development

van Bommel, M.F.; Weddell, G.E.;

Computer-Aided Software Engineering, 1995. Proceedings., Seventh

International Workshop on , 10-14 July 1995

Page(s): 391 -399

[Abstract] [PDF Full-Text (668 KB)] IEEE CNF

28 Response time analysis of EQL real-time rule-based systems

Jeng-Rung Chen; Cheng, A.M.K.;

Knowledge and Data Engineering, IEEE Transactions on , Volume: 7 Issue: 1,

Feb. 1995

Page(s): 26 -43

[Abstract] [PDF Full-Text (1512 KB)] IEEE JNL

29 Data sonification: do you see what I hear?

Madhyastha, T.M.; Reed, D.A.;

Software, IEEE, Volume: 12 Issue: 2, March 1995

Page(s): 45 -56

[Abstract] [PDF Full-Text (2376 KB)] IEEE JNL

30 Thinking about visual programs

Green, T.R.G.; Blackwell, A.F.;

Thinking with Diagrams (Digest No: 1996/010), IEE Colloquium on , 18 Jan.

1996

Page(s): 5/1 -5/4

[Abstract] [PDF Full-Text (252 KB)] **IEE CNF**

31 An image digital signature system with ZKIP for the graph isomorphism

Kinoshita, H.;

Image Processing, 1996. Proceedings., International Conference on Volume: 3,

16-19 Sept. 1996

Page(s): 247 -250 vol.3

[Abstract] [PDF Full-Text (600 KB)] **IEEE CNF**

32 Method for designing and placing check sets based on control flow analysis of programs

Geoghegan, S.J.; Avresky, D.R.;

Software Reliability Engineering, 1996. Proceedings., Seventh International

Symposium on , 30 Oct.-2 Nov. 1996

Page(s): 256 -265

[Abstract] [PDF Full-Text (940 KB)] IEEE CNF

33 Property testing and its connection to learning and approximation

Goldreich, O.; Goldwasser, S.; Ron, D.;

Foundations of Computer Science, 1996. Proceedings., 37th Annual Symposium

on, 14-16 Oct. 1996

Page(s): 339 -348

[Abstract] [PDF Full-Text (984 KB)] IEEE CNF

34 Short paths in expander graphs

Kleinberg, J.; Rubinfeld, R.;

Foundations of Computer Science, 1996. Proceedings., 37th Annual Symposium

on , 14-16 Oct. 1996

Page(s): 86 -95

[Abstract] [PDF Full-Text (872 KB)] IEEE CNF

35 A transistor circuit can possess infinitely many solutions on the assumption that the first and the second derivatives of V-I curves of nonlinear resistors are positive

Nishi, T.;

Circuits and Systems, 1996. ISCAS '96., 'Connecting the World'., 1996 IEEE

International Symposium on, Volume: 3, 12-15 May 1996

Page(s): 20 -23 vol.3

[Abstract] [PDF Full-Text (236 KB)] **IEEE CNF**

36 A debugger and assertion checker for the Awk programming language

Auguston, M.; Banerjee, S.; Mamnani, M.; Nabi, G.; Reinfelds, J.; Sarkans, U.;

Strnad, I.;

Software Engineering: Education and Practice, 1996. Proceedings. International

Conference , 24-27 Jan. 1996

Page(s): 242 -249

[Abstract] [PDF Full-Text (568 KB)] IEEE CNF

37 A logic-based requirements language for the specification and analysis of real-time systems

Tsai, J.J.P.; Weigert, T.;

Object-Oriented Real-Time Dependable Systems, 1996. Proceedings of WORDS

'96., Second Workshop on , 1-2 Feb. 1996

Page(s): 8 -16

[Abstract] [PDF Full-Text (792 KB)] IEEE CNF

38 Design, verification, and validation of self-checking software components

Geoghegan, S.J.; Avresky, D.;

Computers and Communications, 1996., Conference Proceedings of the 1996 IEEE Fifteenth Annual International Phoenix Conference on , 27-29 March 1996

Page(s): 420 -426

[Abstract] [PDF Full-Text (792 KB)] IEEE CNF

39 A comparison of heuristics for list schedules using the Box-method and P-method for random digraph generation

Al-Sharaeh, S.; Wells, B.E.;

System Theory, 1996., Proceedings of the Twenty-Eighth Southeastern

Symposium on , 31 March-2 April 1996

Page(s): 467 -471

[Abstract] [PDF Full-Text (552 KB)] IEEE CNF

40 Causal independence for probability assessment and inference using **Bayesian networks**

Heckerman, D.; Breese, J.S.;

Systems, Man and Cybernetics, Part A, IEEE Transactions on , Volume: 26 Issue:

6, Nov. 1996

Page(s): 826 -831

[Abstract] [PDF Full-Text (604 KB)] IEEE JNL

41 Tools for formal specification, verification, and validation of requirements

Heitmeyer, C.; Kirby, J.; Labaw, B.;

Computer Assurance, 1997. COMPASS '97. 'Are We Making Progress Towards Computer Assurance?'. Proceedings of the 12th Annual Conference on, 16-19 June 1997

Page(s): 35 -47

[Abstract] [PDF Full-Text (1988 KB)] IEEE CNF

42 COFTA: hardware-software co-synthesis of heterogeneous distributed embedded system architectures for low overhead fault tolerance

Dave, B.P.; Jha, N.K.;

Fault-Tolerant Computing, 1997. FTCS-27. Digest of Papers., Twenty-Seventh Annual International Symposium on , 24-27 June 1997

Page(s): 339 -348

[Abstract] [PDF Full-Text (1112 KB)] IEEE CNF

43 A scene analysis system for the generation of 3-D models Grau, O.;

3-D Digital Imaging and Modeling, 1997. Proceedings., International Conference on Recent Advances in , 12-15 May 1997

Page(s): 221 -228

[Abstract] [PDF Full-Text (908 KB)] IEEE CNF

44 Saying it in graphics: from intentions to visualizations

Kerpedjiev, S.; Carenini, G.; Green, N.; Moore, J.; Roth, S.;

Information Visualization, 1998. Proceedings. IEEE Symposium on , 19-20 Oct.

1998

Page(s): 97 -101

[Abstract] [PDF Full-Text (40 KB)] IEEE CNF

45 3-D modelling of buildings using high-level knowledge

Grau, O.;

Computer Graphics International, 1998. Proceedings, 22-26 June 1998

Page(s): 605 -613

[Abstract] [PDF Full-Text (500 KB)] IEEE CNF

46 Representing sea ice knowledge in a Dempster-Shafer belief system

Leen-Kiat Soh; Tsatsoulis, C.; Bowers, T.; Williams, A.;

Geoscience and Remote Sensing Symposium Proceedings, 1998. IGARSS '98.

1998 IEEE International, Volume: 4, 6-10 July 1998

Page(s): 2234 -2236 vol.4

[Abstract] [PDF Full-Text (292 KB)] IEEE CNF

47 Decimation of visible surfaces

van Klink, M.; Lew, M.S.;

Pattern Recognition, 1998. Proceedings. Fourteenth International Conference on

, Volume: 1 , 16-20 Aug. 1998

Page(s): 409 -411 vol.1

[Abstract] [PDF Full-Text (108 KB)] IEEE CNF

48 Tool support for design by contract

Plosch, R.;

Technology of Object-Oriented Languages, 1998. TOOLS 26. Proceedings, 3-7

Aug. 1998

Page(s): 282 -294

[Abstract] [PDF Full-Text (84 KB)] IEEE CNF

49 KeyGraph: automatic indexing by co-occurrence graph based on building construction metaphor

Ohsawa, Y.; Benson, N.E.; Yachida, M.;

Research and Technology Advances in Digital Libraries, 1998. ADL 98.

Proceedings. IEEE International Forum on , 22-24 April 1998

Page(s): 12 -18

[Abstract] [PDF Full-Text (220 KB)] IEEE CNF

50 Addressing bias in clip art provided with popular software

Temple Dennett, J.;

Professional Communication, IEEE Transactions on, Volume: 41 Issue: 4, Dec.

1998

Page(s): 270 -273

[Abstract] [PDF Full-Text (60 KB)] IEEE JNL

1 2 [Next]

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2003 IEEE — All rights reserved

IEEE HOME I SEARCH IEEE I SHOP I WEB ACCOUNT I CONTACT IEEE **≫IEEE** Membership Publications/Services Standards Conferences Careers/Jobs V » Search Results Help FAQ Terms IEEE Peer **Quick Links** Review Welcome to IEEE Xplore Your search matched 73 of 991547 documents. O- Home O- What Can A maximum of 73 results are displayed, 50 to a page, sorted by publication year in ascending I Access? You may refine your search by editing the current search expression or entering a new one the O- Log-out text box. **Tables of Contents** Then click Search Again. assertion and graph* Search Again-O- Journals & Magazines Results: O- Conference **Proceedings** Journal or Magazine = JNL Conference = CNF Standard = STD O- Standards .51_Dissemination_of_weather_information to_emergency_managers:_a Search decision support tool ()- By Author Subramaniam, C.; Kerpedjiev, S.; O- Basic Engineering Management, IEEE Transactions on , Volume: 45 Issue: 2, May 1998 O- Advanced Page(s): 106 -114 Member Services O- Join IEEE - Establish IEEE [Abstract] [PDF Full-Text (236 KB)] IEEE JNL Web Account - Access the 52 Towards efficient support for executing the Object Constraint IEEE Member Language Digital Library Collet, P.; Rousseau, R.; Print Format Technology of Object-Oriented Languages and Systems, 1999. TOOLS 30. Proceedings, 1-5 Aug. 1999

[Abstract] [PDF Full-Text (116 KB)] IEEE CNF

53 Interactive design of object-oriented schema

Van Bommel, M.F.;

Page(s): 399 -408

Database Engineering and Applications, 1999. IDEAS '99. International Symposium Proceedings , 2-4 Aug. 1999

Page(s): 74 -81

[Abstract] [PDF Full-Text (208 KB)] IEEE CNF

54 Debugging parallel programs with visual patterns

Krazlmuller, D.; Stankovic, N.; Volkert, J.;

Visual Languages, 1999. Proceedings. 1999 IEEE Symposium on , 13-16 Sept. 1999

Page(s): 180 -181

[Abstract] [PDF Full-Text (52 KB)] IEEE CNF

55 COFTA: hardware-software co-synthesis of heterogeneous distributed embedded systems for low overhead fault tolerance

Dave, B.P.; Jha, N.K.;

Computers, IEEE Transactions on , Volume: 48 Issue: 4 , April 1999

Page(s): 417 -441

[Abstract] [PDF Full-Text (964 KB)] **IEEE JNL**

56 Safety and reliability driven task allocation in distributed systems

Srinivasan, S.; Jha, N.K.;

Parallel and Distributed Systems, IEEE Transactions on , Volume: 10 Issue: 3 ,

March 1999

Page(s): 238 -251

[Abstract] [PDF Full-Text (296 KB)] **IEEE JNL**

57 Testing of function that have small width branching programs

Newman, I.;

Foundations of Computer Science, 2000. Proceedings. 41st Annual Symposium

on , 12-14 Nov. 2000

Page(s): 251 -258

[Abstract] [PDF Full-Text (572 KB)] IEEE CNF

58 Existential second-order logic over graphs: charting the tractability frontier

Gottlob, G.; Kolaitis, P.G.; Schwentick, T.;

Foundations of Computer Science, 2000. Proceedings. 41st Annual Symposium

on , 12-14 Nov. 2000

Page(s): 664 -674

[Abstract] [PDF Full-Text (1116 KB)] IEEE CNF

59 Maximum principles for node voltages and branch currents in transfinite resistive networks

Zemanian, A.H.;

Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE

International Symposium on , Volume: 1 , 28-31 May 2000

Page(s): 475 -478 vol.1

[Abstract] [PDF Full-Text (276 KB)] IEEE CNF

60 To gesture or not to gesture: what is the question?

Badler, N.; Costa, M.; Zhao, L.; Chi, D.;

Computer Graphics International, 2000. Proceedings, 19-24 June 2000

Page(s): 3 -9

[Abstract] [PDF Full-Text (216 KB)] IEEE CNF

61 Prototyping distributed multimedia systems using communicating real-time state machines

Fortino, G.; Nigro, L.;

Real-Time Systems, 2000. Euromicro RTS 2000. 12th Euromicro Conference on ,

19-21 June 2000

Page(s): 273 -280

[Abstract] [PDF Full-Text (304 KB)] IEEE CNF

62 Genetic algorithms for a robust 3-D MR-CT registration

Rouet, J.-M.; Jacq, J.-J.; Roux, C.;

Information Technology in Biomedicine, IEEE Transactions on , Volume: 4 Issue:

2 , June 2000

Page(s): 126 -136

[Abstract] [PDF Full-Text (1044 KB)] IEEE JNL

63 Rapid re-engineering of embedded real-time systems via cost-benefit analysis with K-level diagonal search

Jungkeun Park; Minsoo Ryu; Seongsoo Hong; Lo Bello, L.;

Real-Time Systems Symposium, 2001. (RTSS 2001). Proceedings. 22nd IEEE,

3-6 Dec. 2001

Page(s): 257 -266

[Abstract] [PDF Full-Text (1014 KB)] IEEE CNF

64 A framework of an assertion-based algorithmic debugging for distributed programs

Ohta, T.; Kinoshita, H.; Kimata, T.; Mizuno, T.;

Information Networking, 2001. Proceedings. 15th International Conference on,

31 Jan.-2 Feb. 2001

Page(s): 319 -324

[Abstract] [PDF Full-Text (452 KB)] IEEE CNF

65 Introduction to generalized symbolic trajectory evaluation

Jin Yang; Seger, C.-J.H.;

Computer Design, 2001. ICCD 2001. Proceedings. 2001 International Conference

on, 23-26 Sept. 2001

Page(s): 360 -365

[Abstract] [PDF Full-Text (496 KB)] IEEE CNF

66 Correct and almost complete diagnosis of processor grids

Chessa, S.: Maestrini, P.:

Computers, IEEE Transactions on , Volume: 50 Issue: 10, Oct. 2001

Page(s): 1095 -1102

[Abstract] [PDF Full-Text (696 KB)] IEEE JNL

67 An empirical study of the effect of semantic differences on programmer comprehension

Binkley, D.;

Program Comprehension, 2002. Proceedings. 10th International Workshop on,

27-29 June 2002 Page(s): 97 -106

[Abstract] [PDF Full-Text (314 KB)] IEEE CNF

68 Observing timed systems by means of Message Sequence Chart Graphs

Blaustein, S.; Oliveto, F.; Braberman, V.;

Software Engineering, 2002. ICSE 2002. Proceedings of the 24rd International

Conference on , 19-25 May 2002

Page(s): 707

[Abstract] [PDF Full-Text (201 KB)] IEEE CNF

69 GSTE through a case study [digital IC verification]

Yang, J.; Goel, A.;

Computer Aided Design, 2002. ICCAD 2002. IEEE/ACM International Conference

on , 10-14 Nov. 2002

Page(s): 534 -541

[Abstract] [PDF Full-Text (592 KB)] IEEE CNF

70 Improving BGP convergence through consistency assertions

Dan Pei; Xiaoliang Zhao; Lan Wang; Massey, D.; Mankin, A.; Su, S.F.; Lixia

INFOCOM 2002. Twenty-First Annual Joint Conference of the IEEE Computer and Communications Societies. Proceedings. IEEE, Volume: 2, 23-27 June 2002

Page(s): 902 -911 vol.2

[Abstract] [PDF Full-Text (335 KB)] IEEE CNF

71 Resolution lower bounds for perfect matching principles

Razborov, A.A.;

Computational Complexity, 2002. Proceedings. 17th IEEE Annual Conference on , 21-24 May 2002

Page(s): 17 -26

[Abstract] [PDF Full-Text (390 KB)] IEEE CNF

72 Evaluation of a diagnosis algorithm for regular structures

Caruso, A.; Chessa, S.; Maestrini, P.; Santi, P.;

Computers, IEEE Transactions on , Volume: 51 Issue: 7 , July 2002

Page(s): 850 -865

[Abstract] [PDF Full-Text (4672 KB)] IEEE JNL

73 Surviving Java for mobiles

Kochnev, D.S.; Terekhov, A.A.;

Pervasive Computing, IEEE, Volume: 2 Issue: 2, April-June 2003

Page(s): 90 -95

[Abstract] [PDF Full-Text (573 KB)] IEEE JNL

[Prev]-1 2

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright @ 2003 IEEE - All rights reserved



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library • The Guide "symbolic trajectory evaluation"

สะมสสม

THE ACM DIGITAL LIBRARY

Feedback Report a problem Satisfaction survey

Terms used symbolic trajectory evaluation

Found 31 of 142,346

Sort results by Display results expanded form	Save results to a Binder Search Tips □ Open results in a new window	Try an <u>Advanced Search</u> Try this search in <u>The ACM Guide</u>
Results 1 - 20 of 31	- Result page: 1	2 next Relevance scale □□□■■■

1 Formal verification of content addressable memories using symbolic trajectory evaluation

Manish Pandey, Richard Raimi, Randal E. Bryant, Magdy S. Abadir

June 1997 Proceedings of the 34th annual conference on Design automation
Volume 00

Full text available: pdf(136.65

KB) Publisher

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>,

index terms

In this paper we report on new techniques for verifying contentaddressable memories (CAMs), and demonstrate that these techniqueswork well for large industrial designs. It was shown in [Formal verification of PowerPC(TM) arrays using symbolic trajectory evaluation], that theformal verification technique of symbolic trajectory evaluation (STE)could be used successfully on memory arrays. We have extended thatwork to verify what are perhaps the most combinatorially difficultclass of memory arrays, ...

2 <u>Linking BDD-based symbolic evaluation to interactive theorem-proving</u> Jeffrey J. Joyce, Carl-Johan H. Seger



July 1993 Proceedings of the 30th international conference on Design automation

Full text available: pdf(744.74 KB)

Additional Information: $\underline{\text{full citation}}, \, \underline{\text{references}}, \, \underline{\text{citings}}, \, \underline{\text{index terms}}$

Automatic generation of assertions for formal verification of PowerPC microprocessor arrays using symbolic trajectory evaluation

Li-C. Wang, Magdy S. Abadir, Nari Krishnamurthy



May 1998 Proceedings of the 35th annual conference on Design automation - Volume 00

Full text available: pdf(212.91

Additional Information: full citation, abstract, references, index

terms

For verifying complex sequen tialbloc ks such as microprocessor embedded arrays, the formal method of symbolic trajectory ev aluation (STE) has achieved great success in the past [[3], [5], [6]]. P ast STE methodology for arrays requires manual creation of "assertions" to which both the RTL view and the actual design should be equivalent. In this paper, we describe a novel method to automate the assertion creation process which improves the efficiency and the quality of array v

4 Formal verification of PowerPC arrays using symbolic trajectory evaluation Manish Pandey, Richard Raimi, Derek L. Beatty, Randal E. Bryant June 1996 Proceedings of the 33rd annual conference on Design automation

Full text available: pdf(122.46

Additional Information: full citation, references, citings, index terms

5 GSTE through a case study

KB)

Jin Yang, Amit Goel

has been ...

November 2002 Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design

Full text available: pdf(183.43 KB)

Additional Information: full citation, abstract, references, citings, index terms

Generalized Symbolic Trajectory Evaluation (GSTE) [17, 18, 19] is a very significant extension of STE that has the power to verify all ω -regular properties but at the same time preserves the benefits of the original STE [16]. It also extends the symbolic quaternary model used by STE to support seamless model refinement for efficiency and accuracy trade-off in GSTE model checking. In this paper, we present a case study on FIFO verification to illustrate the strength of GSTE and demonstrate ...

6 Formal verification: A hybrid verification approach: getting deep into the design Scott Hazelhurst, Osnat Weissberg, Gila Kamhi, Limor Fix June 2002 Proceedings of the 39th conference on Design automation



Full text available: pdf(93.27 KB) Additional Information: full citation, abstract, references, index

One method of handling the computational complexity of the verification process is to combine the strengths of different approaches. We propose a hybrid verification technology combining symbolic trajectory evaluation with either symbolic model checking or SAT-based model checking. This reduces significantly the cost (both human and computing) of verifying circuits with complex initialisation, as well as simplifying proof development by enhancing verification productivity. The approach

Keywords: hybrid verification, symbolic model checking, symbolic trajectory evaluation

7 Formal verification in hardware design: a survey

Christoph Kern, Mark R. Greenstreet

April 1999 ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 4 Issue 2

KB)

Full text available: pdf(411.53 Additional Information: full citation, abstract, references, citings, index terms

In recent years, formal methods have emerged as an alternative approach to ensuring the quality and correctness of hardware designs, overcoming some of the limitations of traditional validation techniques such as simulation and testing. There are two main aspects to the application of formal methods in a design process: the formal framework used to specify desired properties of a design and the verification techniques and tools used to reason about the relationship between a spec ...

Keywords: case studies, formal methods, formal verification, hardware verification, language containment, model checking, survey, theorem proving

8 Real chalenges and solutions for validating system-on-chip: High level formal verification of next-generation microprocessors



Tom Schubert

June 2003 Proceedings of the 40th conference on Design automation

Full text available: pdf(249.00 Additional Information: full citation, abstract, references, index terms

Formal property verification has been an effective complement to pre-silicon validation of several Intel Pentium 4 CPU designs at Intel Corporation. The principal objective of this program has been to prove design correctness rather than hunt for bugs. In the process, we have evolved our tools and methodology and are now applying FPV techniques to protocol level properties. Moving forward, new technologies such as GSTE and SAT offer the potential to significantly increase the scope of what can b ...

Keywords: formal property verification

9 On measuring the effectiveness of various design validation approaches for PowerPC microprocessor embedded arrays

Li-C. Wang, Magdy S. Abadir, Jing Zeng

October 1998 ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 3 Issue 4

Full text available: pdf(258.15 KB)

Additional Information: full citation, abstract, references, index terms

Design validation for embedded arrays remains as a challenging problem in today's microprocessor design environment. At Somerset, validation of array designs relies on both formal verification and vector simulation. Although several methods for array design validation have been proposed and had great success [Ganguly et al. 1996; Pandey et al. 1996, 1997; Wang and Abadir 1997], little evidence has been reported for the effectiveness of these methods with respect to the detection of design e ...

Keywords: ATPG, assertion test generation, design error model, logic verification, symbolic trajectory evaluation, validation

Mark D. Aagaard, Robert B. J	parametric representations of Boolean constraints	
June 1999 Proceedings of t	the 36th ACM/IEEE conference on Design	
	3) Additional Information: full citation, references, citings, index terms	
run text divanasies	7, 100.00	
	r and CAD considerations for the 1.75mbyte, 1.2ghz	
L2 cache on the alpha 213		
Joel Grodstein, Rachid Rayes	s, Tad Truex, Linda Shattuck, Sue Lowell, Dan Bailey, noff, Daniel Dever, Mike Gowan, Roy Lane, Brian Lilly,	
	, Emily Shriver, Shi-Huang Yin, Shannon Morton	
	the 12th ACM Great Lakes symposium on VLSI	
Full text available: pdf(205.76	Additional Information: full citation, abstract, references, index	
KB)	terms	-
Δ 1 75 MRyte I 2 cache ha	as been designed and fabricated as part of the Alpha	
21364 microprocessor[1]	(Figure 1), in a .18m bulk CMOS process. The cache was	
designed to run at 1.2 GH	tz, and pass-1 samples confirm this. While Alpha CPUs are	
known primarily for high:	speed, the combination of package constraints and a tight	
schedule forced careful at	ttention to the integrated whole of power expenditure and	
	th design. The cache consumes only 7% of total die	
power.		
Keywords : CPU, cache n	nemory, logic verification, low-power, timing verification	
40 5 4	tive elections in micropropagators	
	ative algorithms in microprocessors	
Mark D Aadaard Robert D.	Janes Boone Kaivola Katherine P. Kohatsu Carl-Johan H.	
	Jones, Roope Kaivola, Katherine R. Kohatsu, Carl-Johan H.	
Seger	Jones, Roope Kaivola, Katherine R. Kohatsu, Carl-Johan H. the 37th conference on Design automation	
Seger June 2000 Proceedings of	the 37th conference on Design automation	
Seger	the 37th conference on Design automation	
Seger June 2000 Proceedings of Full text available: pdf(81.11 K Contemporary microproce the front-end of a microp updating internal state su divide and square root co complex implementations	the 37th conference on Design automation B) Additional Information: full citation, abstract, references, citings, index terms essors implement many iterative algorithms. For example, processor repeatedly fetches and decodes instructions while such as the program counter; floating-point circuits perform emputations iteratively. Iterative algorithms often have a because of performance optimizations like result	
Seger June 2000 Proceedings of Full text available: pdf(81.11 K Contemporary microproce the front-end of a microp updating internal state su divide and square root co complex implementations speculation, re-timing an	the 37th conference on Design automation Additional Information: full citation, abstract, references, citings, index terms essors implement many iterative algorithms. For example, processor repeatedly fetches and decodes instructions while such as the program counter; floating-point circuits perform computations iteratively. Iterative algorithms often have	
Seger June 2000 Proceedings of Full text available: pdf(81.11 K Contemporary microproce the front-end of a microp updating internal state su divide and square root co complex implementations	the 37th conference on Design automation B) Additional Information: full citation, abstract, references, citings, index terms essors implement many iterative algorithms. For example, processor repeatedly fetches and decodes instructions while such as the program counter; floating-point circuits perform emputations iteratively. Iterative algorithms often have a because of performance optimizations like result	
Seger June 2000 Proceedings of Full text available: pdf(81.11 K Contemporary microproce the front-end of a microp updating internal state su divide and square root co complex implementations speculation, re-timing an	the 37th conference on Design automation B) Additional Information: full citation, abstract, references, citings, index terms essors implement many iterative algorithms. For example, processor repeatedly fetches and decodes instructions while such as the program counter; floating-point circuits perform omputations iteratively. Iterative algorithms often have a because of performance optimizations like result and circuit redundancies. Verifying these iterative circuits a	
Seger June 2000 Proceedings of Full text available: pdf(81.11 K Contemporary microproce the front-end of a microp updating internal state su divide and square root co complex implementations speculation, re-timing an 13 Formal verification of a su	the 37th conference on Design automation B) Additional Information: full citation, abstract, references, citings, index terms essors implement many iterative algorithms. For example, processor repeatedly fetches and decodes instructions while such as the program counter; floating-point circuits perform imputations iteratively. Iterative algorithms often have as because of performance optimizations like result discretized circuit redundancies. Verifying these iterative circuits a superscalar execution unit	
Seger June 2000 Proceedings of Full text available: pdf(81.11 K Contemporary microproce the front-end of a microp updating internal state su divide and square root co complex implementations speculation, re-timing an 13 Formal verification of a SL Kyle L. Nelson, Alok Jain, Ra June 1997 Proceedings of	the 37th conference on Design automation B) Additional Information: full citation, abstract, references, citings, index terms essors implement many iterative algorithms. For example, processor repeatedly fetches and decodes instructions while such as the program counter; floating-point circuits perform imputations iteratively. Iterative algorithms often have as because of performance optimizations like result discretized circuit redundancies. Verifying these iterative circuits a superscalar execution unit	
Seger June 2000 Proceedings of Full text available: pdf(81.11 K Contemporary microproce the front-end of a microp updating internal state su divide and square root co complex implementations speculation, re-timing an 13 Formal verification of a SU Kyle L. Nelson, Alok Jain, Ra June 1997 Proceedings of Volume 00	the 37th conference on Design automation B) Additional Information: full citation, abstract, references, citings, index terms essors implement many iterative algorithms. For example, processor repeatedly fetches and decodes instructions while such as the program counter; floating-point circuits perform emputations iteratively. Iterative algorithms often have as because of performance optimizations like result dicircuit redundancies. Verifying these iterative circuits a superscalar execution unit andal E. Bryant	
Seger June 2000 Proceedings of Full text available: pdf(81.11 K Contemporary microproce the front-end of a microp updating internal state su divide and square root co complex implementations speculation, re-timing an 13 Formal verification of a SL Kyle L. Nelson, Alok Jain, Ra June 1997 Proceedings of	the 37th conference on Design automation B) Additional Information: full citation, abstract, references, citings, index terms essors implement many iterative algorithms. For example, processor repeatedly fetches and decodes instructions while such as the program counter; floating-point circuits perform omputations iteratively. Iterative algorithms often have a because of performance optimizations like result and circuit redundancies. Verifying these iterative circuits a superscalar execution unit andal E. Bryant the 34th annual conference on Design automation -	
Seger June 2000 Proceedings of Full text available: pdf(81.11 K Contemporary microproce the front-end of a microp updating internal state su divide and square root co complex implementations speculation, re-timing an 13 Formal verification of a SU Kyle L. Nelson, Alok Jain, Ra June 1997 Proceedings of Volume 00	the 37th conference on Design automation Additional Information: full citation, abstract, references, citings, index terms essors implement many iterative algorithms. For example, processor repeatedly fetches and decodes instructions while such as the program counter; floating-point circuits perform omputations iteratively. Iterative algorithms often have a because of performance optimizations like result and circuit redundancies. Verifying these iterative circuits a superscalar execution unit andal E. Bryant the 34th annual conference on Design automation - Additional Information: full citation, abstract, references, citings,	

Many modern systems are designed as a set of interconnectedreactive subsystems. The subsystem verification task is toverify an implementation of the subsystem against the simple deterministichigh-level specification of the entire system. Our verificationmethodology, based on Symbolic Trajectory Evaluation, is ableto bridge the wide gap between the abstract specification and theimplementation specific details of the subsystem. This paper presents adetailed description of an industrial application ...

14	Formal hardware verification by symbolic ternary trajectory evaluation Randal E. Bryant, Derek L. Beatty, Carl-Johan H. Seger	
	June 1991 Proceedings of the 28th conference on ACM/IEEE design	
	automation	
	Full text available: pdf(613.01 KB) Additional Information: full citation, references, citings, index terms	
45	M. W.	
15	Measuring the effectiveness of various design validation approaches for	
	PowerPCTM microprocessor arrays	
	LC. Wang, M. S. Abadir, J. Zeng	
	February 1998 Proceedings of the conference on Design, automation and test in	
	Europe	
	Full text available: pdf(200.86 Additional Information: full citation, abstract, references, index terms	
	KB) NU PUDIISNEF terms	

Although several methods for array design validation have been proposed and had great success in the past, little evidence has been reported for the effectiveness of these methods with respect to the detection of design errors. In this paper, we propose a new way of measuring the effectiveness of different validation approaches based on automatic design error injection and simulation. This technique provides a systematic way for the evaluation of the quality of various validation approaches. Exp ...

Keywords: Design Error Models, Design Validation, Verification

16 Combining theorem proving and trajectory evaluation in an industrial environment

Mark D. Aagaard, Robert B. Jones, Carl-Johan H. Seger

Site

May 1998 Proceedings of the 35th annual conference on Design automation - Volume 00

Full text available: pdf(149.69
KB) Publisher Additional Information: full citation, abstract, references, citings, index terms

We describe the verification of the IM: a large, complex (12,000gates and 1100 latches) circuit that detects and marks the boundariesbetween Intel architecture (IA-32) instructions. We verified agate-level model of the IM against an implementation-independentspecification of IA-32 instruction lengths. We used theorem provingto to derive 56 model-checking runs and to verify that the model-checkingruns imply that the IM meets the specification for all possiblesequences of IA-32 instructions. Our v ...

multiplier Mark D. Aagaard, Carl-Johan December 1995 Proceeding Computer- Full text available: pdf(47.36 Kl	H. Seger Is of the 1995 IEEE aided design B) Additional Information te	precision IEEE floating-point E/ACM international conference on i: full citation, abstract, references, citings, index terms	
simulation barely offers a techniques are infeasible, mature. In this paper we IEEE double-precision floa	dequate coverage, c and theorem-provir present the formal v ating-point multiplier	to design and verify. For verification, conventional model-checking and based verification is not sufficiently verification of a radix-eight, pipelined, r. The verification was carried out em-proving techniques in the Voss	
Keywords : Hardware-ve 754-1985, model checkin		oint arithmetic, ANSI/IEEE Std	
18 Advances in boolean anal reparameterization in sym Pankaj Chauhan, Edmund M. June 2004 Proceedings of	ibolic simulation . Clarke, Daniel Kroe	`	
Full text available: pdf(151.46 KB)		: full citation, abstract, references, index terms	
BDDs. After a few steps of converted from one parama process called reparama often results in a blowup	of symbolic simulation metric representation eterization. For large of BDDs and is expe	simulation of circuits usually use on, state set representation is not another smaller representation, in ecircuits, the reparametrization step ensive due to a large number of ficient SAT solvers have been applied	
Keywords : SAT checkers safety property checking,		necking, parametric representation, n	
Europe Full text available: pdf(182.07	f the conference o	ng-Point Multiplier n Design, automation and test in n: full citation, abstract	
KB) Publish Site	er , Gallona Illiano	· · · · · · · · · · · · · · · · · · ·	

We present the formal verification of the floating-point multiplier in the Intel IA-32 Pentium microprocessor. The verification is based on a combination of theorem-proving and BDD based model-checking tasks performed in a unified hardware verification environment. The tasks are tightly integrated to accomplish complete verification of the multiplier hardware coupled with the rounder logic. The

approach does not rely on specialized representations like Binary Moment Diagrams or its variants.

20 Design for Verification at the Register Transfer Level

Indradeep Ghosh, Krishna Sekar, Vamsi Boppana

January 2002 Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design

Full text available: pdf(235.31

KB) Publisher Additional Information: full citation, abstract

In this paper we introduce a novel concept that can be used for augmenting simulation based verification at the Register Transfer Level (RTL). In this technique the designer of an RTL circuit introduces some well understood extra behavior (through some extra circuitry) into the circuit under verification. This can be termed as design for verification. During RTL simulation this extra behavior is utilized in conjunction with the original behavior to exercise the design more thoroughly thus making ...

Results 1 - 20 of 31

Result page: $1 \frac{2}{2}$ next

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2004 ACM, Inc. Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat QuickTime Windows Media Player

Real Player



Subscribe (Full Service) Register (Limited Service, Free) Login

The ACM Digital Library C The Guide "symbolic trajectory evaluation" สอนสอบ

THEACMDICITAL BRAR

Feedback Report a problem Satisfaction survey

Terms used symbolic trajectory evaluation

Found **31** of **142,346**

Sort results by Display results	and an interest of the second	Y	Save results to a Binder Search Tips Open results in a new window	Try an <u>Advanced Search</u> Try this search in <u>The ACM Guide</u>
Results 2	1 - 31 of 31		Result page: <u>prev</u>	rious 1 2 Relevance scale □ □ ■ ■ ■
21 On er	nbedding a micr	roar	chitectural design langua	

John Launchbury, Jeffrey R. Lewis, Byron Cook

September 1999 ACM SIGPLAN Notices, Proceedings of the fourth ACM SIGPLAN international conference on Functional programming, Volume 34 Issue 9

Full text available: pdf(1.26 MB) Additional Information: full citation, abstract, references, citings, index terms

Based on our experience with modelling and verifying microarchitectural designs within Haskell, this paper examines our use of Haskell as host for an embedded language. In particular, we highlight our use of Haskell's lazy lists, type classes, lazy state monad, and unsafe Perform IO, and point to several areas where Haskell could be improved in the future. We end with an example of a benefit gained by bringing the functional perspective to microarchitectural modelling.

22 Software integration: An example of linking formal methods with case tools: a model checker for statecharts

Nancy Dav

October 1993 Proceedings of the 1993 conference of the Centre for Advanced Studies on Collaborative research: software engineering -Volume 1

Full text available: pdf(850.40

Additional Information: full citation, abstract, references

Computer-Aided Software Engineering (CASE) tools encourage users to codify the requirements for the design of a system early in the development process. They often use graphical formalisms, simulation, and prototyping to help express ideas concisely and unambiguously. Some tools provide little more than syntax checking but others can test the model for reachability of conditions, nondeterminism, or deadlock. In this paper, we present an example of how commercial CASE tools can be linked with for ...

23 Improved SAT-based Bounded Reachability Analysis	
Malay K. Ganai, Adnan Aziz	
January 2002 Proceedings of the 2002 conference on Asia South Pacific design	
automation/VLSI Design	
Full text available: pdf(319.34	
(KB) Publisher Additional Information: full citation, abstract	
<u>Site</u>	
Symbolic simulation is widely used in logic verification. Previous approaches based on BDDs suffer from space outs, while SAT-based approaches have been found fairly robust. We propose a SAT-based symbolic simulation algorithm using a noncanonical two-input AND/INVERTER graph representation and on-the-fly reduction algorithm on such a graph representation. Unlike previous approaches where circuit is explicitly unrolled, we propagate the symbolic values represented using the simplified AND/INVERT	
24 Formal verification: Handling special constructs in symbolic simulation	
Alfred Kölbi, James Kukula, Kurt Antreich, Robert Damiano	*-
June 2002 Proceedings of the 39th conference on Design automation	
Full text available: pdf(109.20 Additional Information: full citation, abstract, references, index terms	
Symbolic simulation is a formal verification technique which combines the flexibility of conventional simulation with powerful symbolic methods. Some constructs, however, which are easy to handle in conventional simulation need special consideration in symbolic simulation. This paper discusses some special constructs that require unique treatment in symbolic simulation such as the symbolic representation of arrays, an efficient This paper discusses some special constructs that are unique to symb	
Keywords: formal verification, symbolic simulation	
or Delichte weiße etien weine gembalia simulation with cooler values	
25 Reliable verification using symbolic simulation with scalar values Chris Wilson, David L. Dill	
June 2000 Proceedings of the 37th conference on Design automation	
Full text available: 📆 pdf(150.89 Additional Information: full citation, abstract, references, index	
KB) terms	
This paper presents an algorithm for hardware verification that uses simulation and satisfiability checking techniques to determine the correctness of a symbolic test case on a circuit. The goal is to have coverage greater than that of random testing, but with the ease of use and predictability of directed testing. The user uses symbolic variables in simple directed tests to increase the input space that is explored. The algorithm, which is called quasi-symbolic simulation,	
26 Formal hardware verification by integrating HOL and MDG	
V. K. Pisini, S. Tahar, P. Curzon, O. Ait-Mohamed, X. Song	
March 2000 Proceedings of the 10th Great Lakes symposium on VLSI	
Full text available: pdf(625.19 Additional Information: full citation, abstract, references, index	
KB) terms	

In order to overcome the limitations of automated tools and the cumbersome proof process of interactive theorem proving, we adopt a hybrid approach for formal hardware verification which uses the strengths of theorem proving (HOL) with powerful mathematical tools such as induction and abstraction, and the advantages of automated tools (MDG) which support equivalence checking and model checking. The MDG system is a decision diagram based verification tool, primarily designed for hardware ve ...

27	Exploiting positive equality and partial non-consistency in the formal	
	verification of pipelined microprocessors	
	Miroslav N. Velev, Randal E. Bryant	
	June 1999 Proceedings of the 36th ACM/IEEE conference on Design	
	automation	
	Full text available: pdf(39.23 KB) Additional Information: full citation, references, citings, index terms	
	The state of the s	
28	Formally verifying a microprocessor using a simulation methodology	
	Derek L. Beatty, Randal E. Bryant	
	June 1994 Proceedings of the 31st annual conference on Design automation	
	Full text available: pdf(93.16 KB) Additional Information: full citation, references, citings, index terms	
20	Symbolic Boolean manipulation with ordered binary-decision diagrams	
23	Randal E. Bryant	
	September 1992 ACM Computing Surveys (CSUR), Volume 24 Issue 3	
	Additional Information, full situation, shetrast, references, citings	
	Full text available: pdf(2.12 MB) Additional Information: full citation, abstract, references, citings, index terms	
	Ordered Binary-Decision Diagrams (OBDDs) represent Boolean functions as	
	directed acyclic graphs. They form a canonical representation, making testing of	
	functional properties such as satisfiability and equivalence straightforward. A	
	number of operations on Boolean functions can be implemented as graph	
	algorithms on OBDD data structures. Using OBDDs, a wide variety of problems can	
	be solved through symbolic analysis. First, the possible variations in system parameters and op	
	parameters and op	
	Keywords: Boolean algebra, Boolean functions, binary-decision diagrams,	
	branching programs, symbolic analysis, symbolic manipulation	
30	Design verification and simulation: Improved symbolic simulation by	
	functional-space decomposition	
	Tao Feng, Li-C. Wang, Kwang-Ting Cheng	
	January 2004 Proceedings of the 2004 conference on Asia South Pacific design	
	automation: electronic design and solution fair 2004	
	Full text available: pdf(195.34 Additional Information: full citation, abstract, references	
	KB)	

This paper presents a functional-space decomposition approach to enhance the capability of symbolic simulation. In our symbolic simulator, the control part and data path of a circuit is separated, and their simulated results are recorded in different domains. A 2-tuple list structure is used to separate the results in the control and datapath domains. Then, the functional sub-space in the control domain can further be decomposed in order to achieve the optimal OBDD size and run time. We demonstr ...

31 Efficient Generation of Monitor Circuits for GSTE Assertion Graphs

Alan J. Hu, Jeremy Casas, Jin Yang

November 2003 Proceedings of the 2003 International Conference on Computer-Aided Design (ICCAD'03) - Volume 00

Full text available: Publisher Site Additional Information: full citation, abstract

Generalized symbolic trajectory evaluation (GSTE) is a powerful, new method for formal verification that combines the industrially-provenscalability and capacity of classical symbolic trajectoryevaluation with the expressive power of temporal-logic modelchecking. GSTE was originally developed at Intel and hasbeen used successfully on Intel's next-generation microprocessors. However, the supporting algorithms and tools for GSTE are stillrelatively immature. GSTE specifications are given as assertion ...

Results 21 - 31 of 31

Result page: previous 1 2

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2004 ACM, Inc. Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat QuickTime Windows Media Player

Real Player



Subscribe (Full Service) Register (Limited Service, Free) Login

The ACM Digital Library Search: "assertion graph"

C The Guide

dentel.

THE ACM DIGITAL LIBRARY

Feedback Report a problem Satisfaction survey

Terms used assertion graph

Found 6 of 142,346

Sort
results by
Display

relevance

Save results to a Binder **?** Search Tips

Open results in a new

Try an Advanced Search Try this search in The ACM Guide

expanded form results

Results 1 - 6 of 6

Relevance scale 🖵 🖵 🖬



1 A data-driven model for a subset of logic programming

window

Lubomir Bic, Craig Lee

October 1987 ACM Transactions on Programming Languages and Systems (TOPLAS), Volume 9 Issue 4

Full text available: pdf(2.24 MB)

Additional Information: full citation, abstract, references, citings, index terms, review

There is a direct correspondence between semantic networks and a subset of logic programs, restricted only to binary predicates. The advantage of the latter is that it can describe not only the nodes and arcs comprising a semantic net, but also the data-retrieval operations applied to such nets. The main objective of this paper is to present a data-driven model of computation that permits this subset of logic programs to be executed on a highly parallel computer architecture. We demonstrate

2 Execution of logic programs on a dataflow architecture

Lubomir Bic

January 1984 ACM SIGARCH Computer Architecture News, Proceedings of the 11th annual international symposium on Computer architecture,

Volume 12 Issue 3

Full text available: pdf(623.20 KB)

Additional Information: full citation, abstract, references, citings, index terms

Logic programming is a mathematical formalism capable of expressing certain classes of problems in a non-procedural manner. Furthermore, logic programs do not presuppose a von Neumann computer architecture and are therefore inherently well suited to parallel computations. In this paper we consider a data-driven model for interpreting logic programs and investigate the architectural requirements necessary to support its implementation. It will be shown that the model is capable of exploiting ...

3 GSTE through a case study

Jin Yang, Amit Goel

November 2002	Proceedings of the 2002 IEEE/ACM international conference on
	Computer-aided design

Full text available: pdf(183.43 KB)

Additional Information: full citation, abstract, references, citings, index terms

Generalized Symbolic Trajectory Evaluation (GSTE) [17, 18, 19] is a very significant extension of STE that has the power to verify all ω-regular properties but at the same time preserves the benefits of the original STE [16]. It also extends the symbolic quaternary model used by STE to support seamless model refinement for efficiency and accuracy trade-off in GSTE model checking. In this paper, we present a case study on FIFO verification to illustrate the strength of GSTE and demonstrate

4 Efficient Generation of Monitor Circuits for GSTE Assertion Graphs

Alan J. Hu, Jeremy Casas, Jin Yang

November 2003 Proceedings of the 2003 International Conference on Computer-Aided Design (ICCAD'03) - Volume 00

Full text available: Publisher Site Additional Information: full citation, abstract

Generalized-symbolic-trajectory-evaluation-(GSTE)-is a powerful,new-method-forformal verification that combines the industrially-provenscalability and capacity of classical symbolic trajectoryevaluation with the expressive power of temporal-logic modelchecking. GSTE was originally developed at Intel and hasbeen used successfully on Intel's next-generation microprocessors. However, the supporting algorithms and tools for GSTE are stillrelatively immature. GSTE specifications are given as assertion ...

5 Real chalenges and solutions for validating system-on-chip: High level formal verification of next-generation microprocessors

Tom Schubert

June 2003 Proceedings of the 40th conference on Design automation

Full text available: pdf(249.00 KB)

Additional Information: full citation, abstract, references, index terms

Formal property verification has been an effective complement to pre-silicon validation of several Intel Pentium 4 CPU designs at Intel Corporation. The principal objective of this program has been to prove design correctness rather than hunt for bugs. In the process, we have evolved our tools and methodology and are now applying FPV techniques to protocol level properties. Moving forward, new technologies such as GSTE and SAT offer the potential to significantly increase the scope of what can b ...

Keywords: formal property verification

6 Graph-based retrieval of information in hypertext systems

Yuri Quintana, Mohamed Kamel, Andrew Lo

November 1992 Proceedings of the 10th annual international conference on **Systems documentation**

Full text available: pdf(1.07 MB) Additional Information: full citation, references, citings, index terms

Results 1 - 6 of 6

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2004 ACM, Inc.

<u>Terms of Usage Privacy Policy Code of Ethics Contact Us</u>

Useful downloads: Adobe Acrobat QuickTime Windows Media Player Real Player



Web Images Groups News Froogle more »

"symbolic trajectory" strengthen

Search

Advanced Search
Preferences

Web Results 1 - 31 of about 40 for "symbolic trajectory" strengthen. (0.85 seconds)

IEEE Xplore: Introduction to generalized symbolic trajectory ...

... Abstract: **Symbolic trajectory** evaluation (STE) is a lattice-based model checking technology that ... We further **strengthen** the power of GSTE by introducing a form ... ieeexplore.ieee.org/xpl/abs_free.jsp?arNumber=1218209 - <u>Similar pages</u>

[РРТ] Symbolic Simulation 2002

File Format: Microsoft Powerpoint 97 - View as HTML

... Add fairness. "Generalized **Symbolic Trajectory** Evaluation". ... If check is X, then select some symbol to **strengthen**. As BDD variable, rather than as tagged X. ... www-2.cs.cmu.edu/~bryant/presentations/symsim-02.ppt - <u>Similar pages</u>

[PDF] Introduction to Generalized Symbolic Trajectory Evaluation

File Format: PDF/Adobe Acrobat

... jin.yang, carl.seger @intel.com Abstract **Symbolic trajectory** evaluation (STE) is a lattice ... We further **strengthen** the power of GSTE by introducing a form of ... doi.ieeecomputersociety.org/10.1109/ICCD.2001.955052 - <u>Similar pages</u>

Mark Aagaard: Research

... need to **strengthen** the connection between the two techniques. This involves both mathematical reasoning about the semantics of **symbolic trajectory** evaluation ... www.swen.uwaterloo.ca/~markaa/research.html - 15k - <u>Cached</u> - <u>Similar pages</u>

[PS] Combining Theorem Proving and Trajectory Evaluation

File Format: Adobe PostScript - View as Text

... verification of the IM to the combi-nation of **symbolic trajectory** evaluation (STE ...

si will hold.In the final correctness statement (2), we **strengthen** Equation 1 ... www.swen.uwaterloo.ca/~markaa/Papers/dac-98.ps - <u>Similar pages</u>

[PPT] Lazy Symbolic Model Checking

File Format: Microsoft Powerpoint 97 - View as HTML

... Two Case Studies. STE: the Success Story. STE - Symbolic Trajectory Evaluation. ... Model Checking Normal Satisfiability. Phase 1: strengthen antecedents backward. ... www-cad.eecs.berkeley.edu/cad-seminar/spring01/slides/yang.ppt - Similar pages

[PDF] Combining Theorem Proving and Trajectory Evaluation in an ...

File Format: PDF/Adobe Acrobat - View as HTML

... verification of the IM to the combi- nation of **symbolic trajectory** evaluation (STE ... In the final correctness statement (2), we **strengthen** Equation 1 to verify ... www.engineering.usu.edu/ ece/faculty/bunker/rlist/32_4.pdf - Similar pages

[PPT] Formal Methods

File Format: Microsoft Powerpoint 97 - View as HTML

... i:= i+1. Another way to **strengthen**. Invent a lemma, L(s) that we believe to hold in the reachable states. ... **Symbolic Trajectory** Evaluation (STE). a. b. c. d. ... www.cs.chalmers.se/ComputingScience/ Education/Courses/svh/Slides/SatBased.ppt - Similar pages

[PS] ELECTRONIC WORKSHOPS IN COMPUTING Series edited by Professor CJ

File Format: Adobe PostScript - View as Text

... 2.1 **Symbolic trajectory** evaluation STE is an automatic model checking algorithm originally proposed ... Now we take Result 2 and **strengthen** its antecedent using a ... ewic.bcs.org/conferences/ 1996/circuits/papers/paper2ps.ps - Similar pages

[PDF] Designing Correct Circuits An Integrated Approach to Verifying ...

File Format: PDF/Adobe Acrobat - View as HTML

... verification techniques. A specialised theorem prover implements a compositional

theory based on **symbolic trajectory** evaluation (STE). STE ... ewic.bcs.org/conferences/ 1996/circuits/papers/paper2.pdf - <u>Similar pages</u>

[PDF] <u>Automatic Verification of Safety and Liveness for XScale-Like ...</u> File Format: PDF/Adobe Acrobat - View as HTML

... 12]), thus, after some symbolic manipulation, we can **strengthen** condition 3 of ... and the notion of com- pletion functions [5]. **Symbolic Trajectory** Evaluation (STE ... www.cc.gatech.edu/fac/Pete.Manolios/ pub/date-safety-liveness.pdf - <u>Similar pages</u>

[PS] Automatic Verification of Safety and Liveness for XScale-Like ...

File Format: Adobe PostScript - View as Text

... 12]), thus, after some symbolic manipulation,we can **strengthen** condition 3 ... uses the

notion of completion functions [5]. **Symbolic Trajectory** Evaluation (STE) is ... www.cc.gatech.edu/~manolios/courses/Formal-methods/ 2004-Spring/readings/automatic_safety+liveness.ps - <u>Similar pages</u> [More results from www.cc.gatech.edu]

[PS] Importing MDG Verification Results into HOL

File Format: Adobe PostScript - View as Text

... Symbolic trajectory evaluation is used to decide whether or not the assertion is true ... The BDD algorithms can also strengthen its deductive ability in this system ... www.cs.mdx.ac.uk/mdg/PUBL/TPHOL99.ps - Similar pages

[PDF] Combining Theorem Proving and Trajectory Evaluation in an ...

File Format: PDF/Adobe Acrobat - View as HTML

... successful verification of the IM to the combination of **symbolic trajectory** evaluation (STE ... In the final correctness statement (2), we **strengthen** Equa- tion 1 ... chicory.stanford.edu/rjones/ papers/ps-pdf/AagaardJonesSeger98DAC.pdf - <u>Similar pages</u>

[PS] Appeared at FMCAD, November 2002, LNCS 2517, pp 1-18.

File Format: Adobe PostScript - View as Text

... 2.3 Symbolic Trajectory Evaluation Circuit correctness in symbolic trajectory evaluation

is stated ... If we use the same indexingto **strengthen** the consequent, and ... chicory.stanford.edu/rjones/ papers/ps-pdf/MelhamJones02FMCAD.ps.gz - Similar pages

[PDF] Marktoberdorf Lectures 2002: Combined slides for Lectures 1-3

File Format: PDF/Adobe Acrobat - View as HTML

... a property P is an invariant, we prove it is *inductive* % This is similar to Amir Pnueli's rule for Universal Invariance % Except we **strengthen** the actual ... www.csl.sri.com/users/rushby/ slides/marktoberdorf02/marktoberdorf1-3.pdf - <u>Similar pages</u>

[PDF] Generalized Symbolic Trajectory Evaluation — Abstraction in ...

File Format: PDF/Adobe Acrobat

Page 1. Generalized **Symbolic Trajectory** Evaluation — Abstraction in Action Jin Yang and Carl-Johan H. Seger Strategic CAD Labs, Intel Corp. ...

www.springerlink.com/index/4EK5CLH8U19XNE43.pdf - Similar pages

[PDF] 2003: FROM SIMULATION TO VERIFICATION (AND BACK)

File Format: PDF/Adobe Acrobat - View as HTML

... For example, **symbolic trajectory** evaluation carries out symbolic simulation of hardware in a ... with k-induction enriched with invariant **strengthen**- ing, whereas ... www.informs-cs.org/wsc03papers/108.pdf - <u>Similar pages</u>

[PS] Digital Circuit Verification using

File Format: Adobe PostScript - View as Text

... describe a technique for formal verifcation, called **symbolic trajectory** evaluation that ... words, strengthening the circuit state can only **strengthen** the successor ... www.cs.cmu.edu/~bryant/pubdir/ismvl94.ps - <u>Similar pages</u>

[PS] <u>IEEE TRANSACTIONS ON COMPUTER AIDED DESIGN, VOL.</u> XX. NO. Y. MONTH ...

File Format: Adobe PostScript - View as Text

... In **Symbolic Trajectory** Evaluation (STE), the specifi- cation language consists of

a set of trajectory ... ffl Strengthen transistors which are adjacent to X-drivers

www.cs.cmu.edu/~bryant/pubdir/tcad99.ps - <u>Similar pages</u> [More results from www.cs.cmu.edu]

[PS] Using Theorem Proving with Algorithmic Techniques for

File Format: Adobe PostScript - View as Text

... a compositional model checker and a procedure for Generalized **Symbolic Trajectory** Evaluation. ... In particular, our framework allows us to **strengthen** a "suAEcient ... www.cs.utexas.edu/users/moore/ acl2/seminar/2003.10.29-sandip/proposal.ps - Similar pages

[PS] Contents

File Format: Adobe PostScript - View as Text

... Symbolic Trajectory Evaluation (STE) is a form of model checking fundamentally based

on ... Therefore, we could choose to **strengthen** the notion of graphp to ... www.cs.utexas.edu/users/moore/ publications/acl2-books/acs/excerpts.ps - Similar pages

Subject: IEEE-CS TC-RTS Newsletter for Wed May 04, 1994 ...

... publications, periodicals, curricula and standards) to **strengthen** the society ... Systems" E. Thomas Schubert "Composing **Symbolic Trajectory** Evaluation Results" S ... cs-www.bu.edu/ftp/IEEE-RTTC/newsletter/1994.05.04 - 62k - <u>Cached</u> - <u>Similar pages</u>

[PDF] CHiPTec

File Format: PDF/Adobe Acrobat - View as HTML

... processing, and Sam in photonics will significantly **strengthen** the capability ... Coverage makes use of control graphs and **symbolic trajectory** evaluation techniques ... www.eleceng-adelaide.edu.au/-Groups/CHIPTEC/ResearchProfile2004.pdf--Similar-pages

Alma L. Juarez-Dominguez: Information

... and Analysis Algorithm Design and Analysis let me **strengthen** my theoretical ... Models of Asynchronous Message Passing Software" and "**Symbolic Trajectory** Evaluation ... www.cs.uwaterloo.ca/~aljuarezdominguez/courses.html - 7k - <u>Cached</u> - <u>Similar pages</u>

[PS] Automatic Verification of Safety and Liveness for XScale-Like ...

File Format: Adobe PostScript - View as Text

... First, we **strengthen** the theorem ina way that leads to a simplified ... prover and the notion of com-pletion functions [5]. **Symbolic Trajectory** Evaluation (STE) is ... users.ece.gatech.edu/~darshan/git-cercs-03-17.ps - <u>Similar pages</u>

IEEE Technical Segment Committee on Engineering of Complex ...

... tutorials, publications, periodicals, curricula and standards) to **strengthen** the society ... Schubert 2:30 - 3:00 "Composing **Symbolic Trajectory** Evaluation Results ... www.ftp.cl.cam.ac.uk/ftp/IEEE-TSC-ECCS/v1n1.ascii - 101k - <u>Cached</u> - <u>Similar pages</u>

[PS] Formal Verification of Memory Arrays

File Format: Adobe PostScript - View as Text

... Keywords: formal verification, symbolic simulation, **symbolic trajectory** evaluation, transistor-level, switch-level, memory arrays, symmetry, content ... reports-archive.adm.cs.cmu.edu/ anon/1997/CMU-CS-97-162.ps - <u>Similar pages</u>

[PS] Proof Planning for Automating Hardware

File Format: Adobe PostScript - View as Text

Proof Planning for Automating Hardware. Verification. Francisco J. Cantu-Ortiz. TH. EU. NIVERS. IT. Y. O. F. EDI. NBU. RG. H. Ph.D. University of Edinburgh. 1997 ... www.era.lib.ed.ac.uk/retrieve/1227/1997-francisco.ps - Similar pages

[PS] Programming Research Group Model checking data-independent systems

File Format: Adobe PostScript - <u>View as Text</u> ... 2.4.5 **Symbolic Trajectory** Evaluation **Symbolic Trajectory** Evaluation (STE) [SB95] is a model checking algorithm which com- bines abstraction together with ... web.comlab.ox.ac.uk/oucl/work/tom.newcomb/tcn.ps - <u>Similar pages</u>

[PS] CARNEGIE MELLON UNIVERSITY

File Format: Adobe PostScript - View as Text

... The construction of the invariants is a trial-and-error process where one has to iteratively **strengthen** the invariant to make it inductive (ie the invariant ... www.ece.cmu.edu/~shuvendu/papers/phd_thesis.ps - <u>Similar pages</u>

In order to show you the most relevant results, we have omitted some entries very similar to the 31 already displayed.

If you like, you can repeat the search with the omitted results included.

"symbolic trajectory" strengthen

Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

©2004 Google



Web Images Groups News Froogle more »

edge label "reachability analysis" strengthen Search Preferences

Web Results 1 - 40 of about 50 for edge label "reachability analysis" strengthen. (0.43 seconds)

[PS] What's Decidable about Hybrid Automata?

File Format: Adobe PostScript - View as Text

... the termination of symbolic procedures for the **reachability analysis** of initialized ... We **strengthen** these results and give a uniform ... First, the **edge label**. 1. ^. ... paleale.eecs.berkeley.edu/ ~varaiya/papers_ps.dir/stoc.ps - <u>Similar pages</u>

[PDF] ProTest: An Automatic Test Environment for B Specifications

File Format: PDF/Adobe Acrobat - View as HTML

... graph to generate a set of test cases, each test case being of the form (preamble(p) :: OP, postulate(N)), where OP is the **label** of an **edge** joining the ... eprints.ecs.soton.ac.uk/8653/01/test-nov30.pdf - <u>Similar-pages</u>

[PS] Verification in Loosely SynchronousQueue-Connected Discrete Timed ...

File Format: Adobe PostScript - View as Text

... 2. Each **label** of anedge has four components: the ... the result of taking that **edge** is that ... **Reachability analysis** of pushdown automata: application to modelChecking ... www.elet.polimi.it/upload/sanpietr/pubs/queueTCS.ps - <u>Similar pages</u>

[PDF] Using Complete-1-Distinguishability for FSM Equivalence Checking

File Format: PDF/Adobe Acrobat

... To the best of our knowl- **edge**, this property has not been exploited so ... the C-1-D Equivalence Check is conservative in cases where **reachability analysis** of the ... portal.acm.org/ft_gateway.cfm?id=502183&type=pdf - <u>Similar pages</u>

IPSI Specification and Test of Real-Time Systems

File Format: Adobe PostScript - View as Text

... be found by reading the verdict **label** of the ... coverage criterion aims at executing every **edge** in the ... It will possibly also enable **reachability analysis** to be ... www.cs.auc.dk/~bnielsen/Published/ movep-bib.ps/MovePBib/bnielsen-bib.ps - <u>Similar pages</u>

[PS] Aalborg University Institute for Electronic Systems Department of ...

File Format: Adobe PostScript - View as Text

... We will especially focus on the **reachability analysis**, since experiments by Lind-Nielsen et.al ... must be in the same partition, we add an **edge** between them in ... www.cs.auc.dk/~kgl/gerdspeciale.ps - <u>Similar pages</u> [More results from www.cs.auc.dk]

[PDF] Semantic correctness of some compiler optimizations based on ...

File Format: PDF/Adobe Acrobat - View as HTML

... we prove that the result of the function fixpoint indeed satisfies the dataflow inequations fixpoint.(s) \geq (transf n fixpoint.(n)) for every **edge** n \rightarrow s in ... pauillac.inria.fr/~xleroy/publi/xlcompil-0.1.pdf - <u>Similar pages</u>

[PDF] An Optimal Approach to Hardware/software Partitioning for ...

File Format: PDF/Adobe Acrobat - View as HTML

... oping countries are developed, 4. University development projects, which complement

the curriculum development projects by aiming to **strengthen** all aspects of ... www.iist.unu.edu/newrh/ III/1/docs/techreports/report286.pdf - <u>Similar pages</u>

[PDF] Modular Verification of Open Features Through Three-Valued Model ...

File Format: PDF/Adobe Acrobat - View as HTML

'8'", "Uf \sim % , 7 contains an **edge** from 3 ...

www.cs.wpi.edu/~kfisler/Pubs/asej03.pdf - Similar pages

[PDF] Modular Verification of Open Features Using Three-Valued Model ...

File Format: PDF/Adobe Acrobat - View as HTML

... 7x0... †, f5‡^%0\$g%?x7†'†, 'T?w" where ¤ 2, x0?"? f7x0... †, f F \$, ¤ \$

%x7†'†, 'T?r? \$, ¤ 6 contains an edge from 2 x0 ...

www.cs.brown.edu/~sk/Publications/ Papers/Published/lkf-mod-verif-3vmc-journal/paper.pdf -

Similar pages

[PDF] Collected Work

File Format: PDF/Adobe Acrobat - View as HTML

Page 1. Pleiades Project Collected Work 1997-1998 Multidisciplinary Research

Initiative Semantic Consistency in Information Exchange ...

theory.stanford.edu/~iliano/papers/muri98.pdf - Similar pages

[PS] IEEE TRANSACTIONS ON COMPUTER AIDED DESIGN, VOL. XX, NO. Y, MONTH ...

File Format: Adobe PostScript - View as Text

... work in this area focusses on **reachability analysis**, rather than ... for each circuit node, and an **edge** for the ... is not isomorphic to any other structural **label**. ... www.cs.cmu.edu/~bryant/pubdir/tcad99.ps - <u>Similar pages</u>

[PDF] A Language for Complex Real-Time Systems

File Format: PDF/Adobe Acrobat

... A timable statement has the form <timed_statement>::=[1abel.!] <untimed_statement>[!< label>\$] where the first label represents the execution initiation time ... www3.oup.co.uk/computer journal/ hdb/Volume 38/lssue 04/pdf/380319.pdf - Similar pages

[PDF] A Language for Complex Real-Time Systems

File Format: PDF/Adobe Acrobat - View as HTML

... A timable statement has the form <timed_statement>::=[label.!]

<untimed statement>[!<

la-bel>\$] where the first label represents the execution initiation ...

www3.oup.co.uk/computer journal/ subs/Volume 38/Issue 04/Stoyenko.pdf -

Similar pages

[PS] Model Checking for Probabilistic Timed

File Format: Adobe PostScript - View as Text

... to the labelling algorithms used to **label** RG. ... a timed automaton, following which **reachability analysis** may be ... traversal: there exists a probabilistic **edge** (I; g ... wwwhome.cs.utwente.nl/~lucia/voss/papers/sproston.ps - <u>Similar pages</u>

[PDF] LNCS 2925 - Model Checking for Probabilistic Timed Systems

File Format: PDF/Adobe Acrobat

... edge (within { }) are reset to the value 0; the values of all other clocks remain the same. We also note that conditions on the values of clocks which label ... www.springerlink.com/index/LA33AHFDK8FXVM4R.pdf - Similar pages

[PDF] The Principled Design of Computer System Safety Analyses David ...

File Format: PDF/Adobe Acrobat - View as HTML

Page 1. The Principled Design of Computer System Safety Analyses David John

Pumfrey Submitted for the degree of Doctor of Philosophy ...

www.cs.york.ac.uk/~djp/publications/Thesis16.pdf - Similar pages

[PDF] Active Libraries and Universal Languages

File Format: PDF/Adobe Acrobat - View as HTML

... 102 4.2.4 Reachability analysis

www.cs.chalmers.se/~tveldhui/ papers/2004/dissertation.pdf - Similar pages

[PS] Thesis for the Degree of Doctor of Philosophy

File Format: Adobe PostScript - View as Text

... the inductive hypothesis. We propose several techniques that can automatically **strengthen** a given property. Keywords: embedded languages ...

www.cs.chalmers.se/~koen/Papers/phd.ps - Similar pages

[More results from www.cs.chalmers.se]

[PS] UNIVERSITY OF CALIFORNIA

File Format: Adobe PostScript - View as Text

... Tevfik Bultan, Richard A. Kemmerer and Jianwen Su, "Binary **Reachability Analysis** of Discrete ... to obey the ASTRAL semantics, we need to further **strengthen** T as ... www.cs.ucsb.edu/~dang/dissertation.ps - <u>Similar pages</u>

[PS] Compositional Verification for Secure Loading of Smart Card ...

File Format: Adobe PostScript - View as Text

... 1Here, isomorphism means a **label**-preserving bijection ... m1 does notcontain any call **edge** labelled. ... **Reachability analysis** of pushdown automata: Application to model ... www2.inf.ethz.ch/personal/ csprenge/Publis/Papers/memocode04.ps - <u>Similar pages</u>

[PS] CONFERENCEOFPHDSTUDEN TSIN

File Format: Adobe PostScript - View as Text

... 14:15. Plenary talk Ga'bor Herman (New York):Recovery of **Label** Distributions. ... However, traditional **reachability analysis** techniques can result in a state space ... www.inf.u-szeged.hu/kutatas/konferenciak/cscs/cs.ps - <u>Similar pages</u>

[PS] New Directions in Symbolic Model Checking

File Format: Adobe PostScript - View as Text

... be checked syntactically and on-the-fly on the **label** of the ... we identify suAEcient conditions under which such a quantitative **reachability analysis** can always ... user.it.uu.se/~juldor/research/main.ps - Similar pages

[PS] cfl Copyright by Prasad G. Naldurg, 2004 MODELING INSECURITY ...

File Format: Adobe PostScript - View as Text

... This property is typically verified by performing a **reachability analysis** on a state-transition graph created ... A type acts as a generic class **label** for an entity ... www.cs.uiuc.edu/Dienst/Repository/ 2.0/Body/ncstrl.uiuc_cs/UIUCDCS-R-2004-2378/postscript - Similar pages

[PS] The Theory of Timed I/O Automata Dilsun K. Kaynar, Nancy Lynch ...

File Format: Adobe PostScript - View as Text

... of facilitating automated verification based on **reachability analysis** seems to ... By definition of the **edge** set of G, (fi. i. ... by an arrow annotated with a **label** a, b ...

theory.lcs.mit.edu/tds/papers/Kirli/TIOA-TR.ps - Similar pages

[PS] ISSN 1399-8145 AALBORG UNIVERSITY DEPARTMENT OF COMPUTER SCIENCE

File Format: Adobe PostScript - View as Text

... It is our thesis that the symbolic techniques developed for **reachability analysis** of real ... An **edge** is labeled with one of three kinds of actions: The machine can ... www.cs.aau.dk/~bnielsen/ Published/bnielsenthesis070801.ps - Similar pages

[PS] REAL-TIME SYSTEM ANALYSIS BASED ON

File Format: Adobe PostScript - View as Text

... For timed automaton model, we describe the **reachability analysis** approaches as follows. Alur et al. ... For an **edge** ed = (q. 1.; a; q. 2. ... 2. and **label**(ed) = a. ... www.cis.upenn.edu/~kang/dissertation.ps - Similar pages

[PS] Techniques for the Construction and Analysis of

File Format: Adobe PostScript - View as Text

... classical process algebra, providing facilities like model-checking, and **reachability analysis**. ... performance measures from SPA models would **strengthen** a weak ... www.lfcs.inf.ed.ac.uk/reports/ 00/ECS-LFCS-00-420/ECS-LFCS-00-420.ps - Similar pages

[PS] Decidability and Complexity Issuesfor Infinite-State Processes

File Format: Adobe PostScript - View as Text

... Processes are understood as nodes of certain **edge**-labelled oriented graphs (labelled transition systems) and a change of a process state caused by performing ... www.brics.dk/~srba/files/thesis.ps - <u>Similar pages</u>

[PS] <u>BRICS NS-95-2</u>

File Format: Adobe PostScript - View as Text

... action is already specified by an outgoing **edge**, nothing new ... is an inifinite **label** set ... Section 3, we give an introduction to the **reachability analysis** of linear ... www.brics.dk/NS/95/2/BRICS-NS-95-2.ps.gz - <u>Similar pages</u> [More results from www.brics.dk]

[PS] ST eP STeP The Stanford Temporal Prover

File Format: Adobe PostScript - View as Text

... have to (a) **strengthen** the original formula, or (b) first prove some ... program ::= f (decl j procedure) [;] g composite stmt [; label] procedure ::= procedure id ... www-step.stanford.edu/manual/manual.ps.gz - <u>Similar pages</u>

[PS] AUTOMATIC ANALYSIS OF HYBRID SYSTEMS

File Format: Adobe PostScript - View as Text

... The finite mutual simulation is sufficient for **reachability analysis** and thus ... controller automaton is required to traverse an **edge** with the same **label**. ... www-cad.eecs.berkeley.edu/~tah/Students/ho.ps - Similar pages

[PDF] Hadez, a Framework for the Specification and Verification of ...

File Format: PDF/Adobe Acrobat

... It is impossible in few paragraphs to acknowl- **edge** and thank everyone who has had an influence on me and who helped me achieved this degree. ... etd.uwaterloo.ca/etd/dmoralesgerman2000.pdf - Supplemental Result - <u>Similar pages</u>

[PS] Studies in Computer Aided Verification of Protocols

File Format: Adobe PostScript - View as Text

... be low between messages, and all messages must start witha bit 1. The first bit synchronizes the sender and receivers, all know that the first up-going **edge**. ... www.cs.kun.nl/aio-info/ FormerPhD/DavidGriffioenThesis.ps.Z - Similar pages

[PS] Universita"t Ulm Fakulta"t fu"r Informatik Abteilung Ku"nstliche ...

File Format: Adobe PostScript - View as Text

... Forward **reachability analysis**. step (I, *) a)(I0, *0) occurs if there exists an **edge** e = hl ... with this timed automaton is {I0, I1} * R>=0, the **label** set is ... www.csl.sri.com/users/sorea/diss/diss.ps - <u>Similar pages</u>

[PS] Concepts, Algorithms, and Tools

File Format: Adobe PostScript - View as Text

... the idea is, therefore, to **strengthen** the proof ... quite some work done on automated **reachability analysis** for communication ... is a triple M = (S, R, **Label**) where. ... sepc.twi.tudelft.nl/~toet/onderwijs/in4072/avvs.ps.gz - Supplemental Result - <u>Similar pages</u>

[PS] CARNEGIE MELLON UNIVERSITY

File Format: Adobe PostScript - View as Text

... 124 5.7 Symbolic Formulation of **Reachability Analysis** error process where one has to iteratively **strengthen** the invariant ... form ITE(F, T1, T2), we **label** F as ... www.ece.cmu.edu/~shuvendu/papers/phd_thesis.ps - <u>Similar pages</u>

[PS] Set-based Failure Diagnosis for Concurrent Constraint Programming

File Format: Adobe PostScript - View as Text

... **Edge** labels (called. ... f leading to the denotation of y, without mentioning the **label** at the root of x; to assert the **label** at the root of x, there is alabelling ... www.ps.uni-sb.de/Papers/abstracts/Diss-Mueller.ps - <u>Similar pages</u>

[PS] Formal Verification of Memory Arrays

File Format: Adobe PostScript - View as Text

... as deciding the truth of a temporal logic formula, performing **reachability analysis**, and state ... which has a vertex for each circuit node, and an **edge** for the ... reports-archive.adm.cs.cmu.edu/ anon/1997/CMU-CS-97-162.ps - Similar pages

[PS] Symmetry and Induction in Model Checking

File Format: Adobe PostScript - View as Text

Symmetry and Induction in Model Checking. Somesh Jha October 1996 CMU-CS-96-202. School of Computer Science. Carnegie Mellon University. Pittsburgh, PA 15213. ... reports-archive.adm.cs.cmu.edu/ anon/1996/CMU-CS-96-202.ps - Similar pages

In order to show you the most relevant results, we have omitted some entries very similar to the 40 already displayed.

If you like, you can repeat the search with the omitted results included.

edge label "reachability analysis" (Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

©2004 Google

Google

Web Images Groups News Froogle more »

edge label "assertion graph"

Search

Advanced Search
Preferences

Web

Results 1 - 7 of about 11 for edge label "assertion graph". (0.26 seconds)

[PS] Deductive Model Checking

File Format: Adobe PostScript - View as Text

... properties is based on an **assertion graph** similar to the S-refined tableau we use, and can also produce ... 0.) is unsatisfiable, remove o/ from the **edge label**. ... theory.stanford.edu/~zm/papers/cav96dmc.ps.Z - <u>Similar pages</u>

[PS] Automatic Generation of Invariants and

File Format: Adobe PostScript - View as Text

... A deterministic graph G and its **edge**-complete extension ... complete deterministic extension

of the **assertion graph** and replaced ... we ignore the two **label** variables ... theory.stanford.edu/people/nikolaj/invariants95.ps.Z - <u>Similar pages</u> [More results from theory.stanford.edu]

[PDF] Generalized Symbolic Trajectory Evaluation — Abstraction in ...

File Format: PDF/Adobe Acrobat

... In general, we define a GSTE **assertion graph** as a quintuple G = (V ,v ... edges, and ant and cons are functions that map each **edge** to an antecedent **label** and a ... www.springerlink.com/index/4EK5CLH8U19XNE43.pdf - <u>Similar pages</u>

[PDF] Introduction to Generalized Symbolic Trajectory Evaluation

File Format: PDF/Adobe Acrobat

... in Figure 6 (b). In general, we define a GSTE **assertion graph** as a ... edges, and ant and cons are functions that map each **edge** to an antecedent **label** and a ... doi.ieeecomputersociety.org/10.1109/ICCD.2001.955052 - Similar pages

[PS] Formal Methods in System Design, ?, 1-28 (1998) c fl

File Format: Adobe PostScript - View as Text

... The procedure presented in [3] for automatically establishing temporal safety properties is based on an **assertion graph** similar to ... ffl 1 (remove **edge label**). ... www-step.stanford.edu/papers/fmsd99.ps - <u>Similar pages</u>

[PS] ABSTRACTION-BASED DEDUCTIVE-AL'GORITHMIC

File Format: Adobe PostScript - View as Text

... 2. i; hb. 1.; b. 2. i) j (a. 1.; b. 1.) 2 E. 1. and (a. 2.; b. 2.) 2 E. 2.

g: Edges in G are labeled with the corresponding edge-label pair. If G. 1. and

www-step.stanford.edu/papers/dissertations/tomas.ps - Similar pages

IPSI Using Theorem Proving with Algorithmic Techniques for

File Format: Adobe PostScript - View as Text

... of a path if a is in the **label** of the ... In general, an **assertion graph** is a directed graph with a distinguished ... Each **edge** e is labeled with an antecedent ant(e ... www.cs.utexas.edu/users/sandip/proposal/proposal.ps - <u>Similar pages</u>

In order to show you the most relevant results, we have omitted some entries very similar to the 7 already displayed.

If you like, you can repeat the search with the omitted results included.

edge label "assertion graph"

Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

©2004 Google